Abstract --A 16-phase interleaved bidirectional DC/DC converter is presented featuring smaller input/output filters, faster dynamic response and lower device stress for hybrid vehicle applications. This converter is connected between the ultracapacitor (UC) pack and the battery pack in an energy storage system of a hybrid vehicle. Typically, multi-phase interleaved converters require a current control loop in each phase to avoid current imbalance among phases. This increases system cost and control complexity. In order to minimize imbalance currents and remove the current control loop in each phase, the converter is designed to operate in the discontinuous conduction mode (DCM). The high current ripple associated with DCM operation is then alleviated by interleaving. The design, construction and testing of an experimental hardware prototype is presented, with the test results included. Finally, a novel soft switch topology for DCM operation is proposed for future research, to achieve zero-voltage switching (ZVS), or zero-current switching (ZCS) in all transitions.
I. INTRODUCTION
The transition from internal combustion engine (ICE) vehicles to pure electric vehicles (EVs), or hybrid electric vehicles (HEVs) is very attractive and desirable, but there are still some serious issues in energy storage technology. The combination of batteries and ultracapacitors as an energy storage unit is considered as a potential solution to improve vehicle performance, battery lifetime and durability [1] [2] . This combination allows an excellent performance in both high acceleration and regenerative braking power. The typical topology of a battery and ultracapacitor energy storage system is shown in Fig.1 . The battery pack is parallel connected with the ultracapacitor pack through a bidirectional DC/DC converter [3] [4] . One objective of the design is that the converter has to achieve a high power density with low current/voltage ripple, particularly on the battery side. Moreover, the converter also has to meet prevalent automotive requirements, such as high efficiency, low cost, low EMI, and compact component size. Several different circuit topologies for high power applications have been published in [5] [6] [7] [8] [9] . A multi-phase interleaved DC/DC converter is adopted as a good solution for the application with high power and high current.
Interleaving techniques have been used widely in power converters in recent years [9] [10] [11] [12] [13] [14] . Typical benefits of interleaving techniques include: reducing device stress by separating power into each discrete phase, reducing filter size by increasing effective frequency, and cancellation of the current ripple effect. The interleaving technique also enables some other beneficial technology changes, such as replacement of aluminum electrolytic or polymer organic capacitors with film or ceramic capacitors, which would improve the equivalent series resistance, power density, and reliability in a rugged thermal environment. However, most of the published papers require a current control loop in each phase to achieve balanced phase currents and improve dynamic response [11] [14] [15] [16] . The cost, weight, and control complexity grows when the number of phases increases, which limits the total number of phases to be considered. The optimum number of phases will be another issue that has to be considered [10] [17] [18] . The imbalance current mainly depends on duty cycle differences, inductance value differences, and parasitic resistance differences among different phases, all of which integrate over time in a continuous conduction mode converter. In order to minimize imbalance currents and eliminate the current control loops, some authors designed a synchronous converter working in continuous conduction mode (CCM). However, the inductor current falls to a negative value during every switching cycle [12] [13] , which would lead to a higher current ripple per phase and lower efficiency, especially for light load conditions. This paper proposes the design of a 16-phase interleaved power converter operating in discontinuous conduction mode (DCM) that improves the current balance without using current control loops. The design also has a fast dynamic response since the phase current is reset to zero at every switching cycle. To verify the proposed approach, a 45-kW hardware prototype has been constructed and tested with experimental results presented.
II. INTERLEAVING DC/DC CONVERTER IN DCM

A. Interleaved Converter Topology and Operation
The multiphase interleaved DC/DC converter is a circuit topology where basic converter circuits are placed in parallel between the input and output. The schematic diagram of the 16-phase interleaved DC/DC converter is shown in Fig. 2 . An ultracapacitor pack is placed on the low-voltage side and a battery pack is placed on the high-voltage side. The highvoltage side is also connected with the traction system or load. When the demand power is larger than the battery pack rated power, the ultracapacitor supplements power for acceleration and the converter works in boost mode. When the energy stored in the ultracapacitors is not maximum and regenerative braking power is larger than the battery's maximum charging power, the ultracapacitors absorb power from regenerative braking and the converter is operated in buck mode. The switch gate signals and inductor currents are shown in Fig.3 . The gate signals for the phases are exactly shifted by 360 0 /N (N is the number of phases, here N = 16). All the phase currents have the same waveform, and are also shifted 360 0 /N. The ripple in the low voltage side current i L , which is the sum of all low side phase-currents, is significantly reduced due to harmonic cancellation. Furthermore, the frequency of the ripple in i L is increased to N*f s (f s is switching frequency).
Because of lower current ripple and less harmonic content, the size of the filter capacitance on the low voltage side can be greatly reduced, or even be removed. The filter capacitance on the high side is composed of N capacitors, each one being placed physically close to its phase, in order to reduce the parasitic inductance between the switch and the capacitor. Each phase processes only 1/N of the total power, which greatly reduces the stresses on the switching devices. 
B. Synchronous DC/DC converter in DCM
The main switch duty ratio is determined by the load current, and the inductor current is reset to zero at every switching cycle in DCM. This allows the control system to respond very rapidly to the changes in the demanded load current.
In boost mode operation, the duty ratio of the main switch (low side switch, e.g. Q1_1) is a function of output current, and can be calculated by the following equation:
Where, L is the inductance in each phase; f s is the switch frequency; I H is the average current on the high voltage side; V H is the voltage on the high voltage side; V L is the voltage on the low voltage side and N is the number of phases.
In the CCM condition of a synchronous converter, the duty ratio '
D of the freewheeling MOSFET equals D with necessary dead time. While in the DCM condition, the freewheeling MOSFET has to be turned off by zero current detection on the inductor current, or the on-time is estimated by the control stage. In this paper, the on-time of freewheeling MOSFET is estimated by the following equation in boost mode:
In the buck mode operation, the duty ratio functions for the main switch and freewheeling MOSFET are calculated by Equations (3) and (4) From the above equations, it is noted that the imbalance current depends primarily on duty ratio differences and inductance differences. However, in DCM mode, the imbalance current is very small since each phase current starts from zero at every switching cycle. A 1% difference in duty cycle will causes a 2% current imbalance. In CCM mode, however, a 1% difference in duty cycle can cause an unacceptable current imbalance (for example, 84% imbalance current in [10] ) over time. In order to minimize the difference in each duty cycle, digital controllers, such as fieldprogrammable gate arrays (FPGA), can generate many signals simultaneously with high accuracy [19] . The phase shift techniques are also implemented in the digital controller.
C. Control Stage Design
The control circuit will generate the driving signals for the 16 phases, that is, in total 32 gate signals need to be generated. Input voltage, output voltage and high-voltage side current should be measured to generate pulses. Using digital control, these pulses can be timed to a high accuracy level such that the imbalance current is very small. Thus, a current control loop in each phase can be removed and the complexity of control circuit can be reduced. The main switch duty ratio can be calculated by Equation (1) (4) in buck mode. Each driving signal is shifted from the previous one. The gate signals are generated by making a comparison between the duty cycle and the counter. Each phase has its own counter. The phase shift is achieved by controlling the value of the counter. The phase-shifter structure is shown in Fig.6 . There is a main counter, with the calculation of other counters based on it (see CT 0 in Fig.6.) . For the main switch in each phase, these subordinate counters are the value of the main counter minus some constants to get subordinate counter values, and then each compared to the duty cycle. The main switch counter CT i and constants C i to be added are:
For the slave switch of each phase, the counter value can be calculated as:
where, i is the phase number; (N+1) is the number of the phase; C p is the resolution of the period which is equal to the range of the counter; and DT is the dead time.
The FPGA NI 7831R real-time system used in this work, has a 40 MHz on-board frequency generator with a high duty cycle resolution (400 different duty cycles for 100 kHz switch frequency).
D. PCB Board Topology
In order to minimize imbalance current among phases, the structural differences between phases should be minimized. The heat sink and inductor occupy a large volume in each phase. Therefore it would be congested if all 16 phases had been placed on a single circuit board. The 16 phases are separated into two boards with each board having 8 phases, distributed as a star-shaped with optimized phase order. Fig.6 shows the physical phase positions of two boards with phase numbers labeled. One board hosts the odd phases and is ordered with minimized parasitics. Another board hosts the even phases and is also ordered with minimized parasitics. The capacitors in each high voltage side are composed of 16 film capacitors, with each one placed closed to its phase, to reduce harmonics in the circuit. The star-shaped distribution is to maintain the same physical position of each phase. The optimized phase orders not only keeps each phase under the same operation condition but also allows precise harmonic cancellation and current ripple reduction in the high side capacitor. 
III. EXPERIMENT AND RESULTS
Based on the above design methodology, a 16-phase bidirectional DC/DC converter without current control loops has been built and tested. A photo of the 16-phase prototype is shown in Fig.7 (a) , which is composed of two circuit boards with each one hosting an 8-phase converter, shown in Fig.7 (b) .
In the experimental hardware design, the following components have been used: Power MOSFET IRFP4242; Gate driver FAN7390; Inductor 5 μH, ETD54 core and 3C94 material with Litz wire winding; Low side capacitor 30 μF; High side capacitor 240 μF (composed of 16 film capacitors of 15 μF each). The gate control signal has been implemented by applying an FPGA board (National Instrument NI-7831R FPGA, 40 MHz) programmed by a PC. The complete converter power rating is 45 kW, and the switching frequency is 100 kHz. a). 16 phases on two boards b). 8 phases on one board Fig.7 Photos of prototype interleaved DC/DC converter The imbalance currents are mainly caused by the differences in inductance and duty ratio among each phase. Fig.8 shows the inductor current of each phase and the total current before/after the capacitor filter. The differences of each phase current are primarily caused by differences in the manufacture of the individual inductors. The differences in the duty ratio between phases are very small because of the high accuracy of the driving signals generated by the FPGA. The results show that based on the proposed design discussed above, the imbalance current among these phases is very small. It is concluded from testing that generally a 1% difference in inductance causes just a 2% or less current imbalance. The ripple of total current from 16 phases before filtering is much smaller than that of individual phase currents. Therefore, it is possible to get a lower ripple current in the low side of the converter by using a small capacitor filter. To validate the effectiveness of this approach, an external 0.5% and 1% extra duty cycle has been applied to Phase 14 to compare the inductor current with and without an incremented duty cycle condition. Fig.9 -Fig.11 and Table I show the results of this experiment. Phase 15 without an extra duty cycle is chosen to compare with Phase 14 in Table  I since the inductance in these two phases is very close. The results show that the current imbalance is still acceptable and the performance is very good even with an extra 1% duty cycle. Normally, the differences in the duty ratio in an FPGA are very small, typically less than 0.25% in this application. The power rating for this DC/DC converter is 45 kW, so the power rating in each phase is 2.82 kW. Due to equipment limits, only a 5.5 kW experiment can be carried out in the lab. The efficiency as a function of input power for one stage boost/buck converter is shown in Fig.12 . The efficiency of buck converter is a little higher than that of boost converter. The efficiency values for 2 phases, 8 phases and 16 phases of boost converter is shown in Fig.13 . The efficiency for 16 phases is high and there is a trend that the efficiency will be higher if more power were taken from it. The switching losses in this type of converter are one of the major losses, due to a large peak current on the inductor and the high switching frequency.
Two phases of the boost converter operating at 5.4 kW level have been tested, with the results shown in Fig.14 The ultracapacitor pack has been connected to the low voltage side of the 16-phase DC/DC converter, and the high voltage side connected to a resistive load. The test results are shown in Fig.16 . The input/output voltage and current data is collected by the NI DAQ USB 6008. The input power is around 4.8 kW. 
IV. ZVS/ZCS SOFT SWITCHING FOR DCM OPERATION
DCM operation has the advantage of zero current turn-on. However, this operation significantly increases turnoff losses because the main switch is turned off at more than twice the inductor average current value. This drawback not only increases power losses but also induces current/voltage parasitic ringing. Soft switching techniques provide a solution for this problem. A topology is proposed to achieve ZVS turn-off in the DCM mode, as shown in Fig.17 . To verify the theoretical analysis of the proposed topology, a simulation model was built in PSpice for a onestage converter using the following design specifications: L = 5 μH, C3 = C4 = 47 nF and a switching frequency f s = 100kHz; VL = 90 V with R_load = 51 Ω connected to VH for boost mode operation. The switches used in this simulation are MOSFET IRFP4242's, built by International Rectifier, Inc.
In the boost mode, there are two different operations compared with the hard switched topology. One is the period of transition from Q1 turn-off to Q2 turn-on; and another is the period of the series LC resonance (inductor L and capacitor C3) after the inductor current has reached zero. The auxiliary switch Q3 turns on before the main switch turns off, so that Q1 turns off at zero voltage due to the capacitor C3. Q3 turns off before the high side switch Q2 turns off. After the inductor current I L falls to zero, the inductor L and capacitor C3 compose a series LC resonant circuit, until C3 voltage V C3 falls to zero, and then V C3 will be clamped at zero. All switches in this circuit are turned on and off at zero voltage, or zero current, or both. The circuit has a similar operation in the buck converter mode.
The proposed method can improve efficiency, reduce the heat sink size for the main switch and allow reduction of both di/dt and dv/dt by increasing the gate drive resistor. Also, the soft switching circuit can reduce the voltage overshoot during the main switch turn-off. Since the losses in the auxiliary switches are very small, it is not necessary to use a heat sink for them. This proposed method can be used for future research.
V. CONCLUSION The imbalance current among phases in the proposed design based on DCM operation is small and acceptable, thus the current control loop in each phase can be removed allowing cost-effective converters with a high number of phases. Another advantage of DCM operation is that it can reduce the inductance in each phase. The high current ripple in each phase associated with DCM operation can be alleviated by interleaving. By interleaving techniques, the power and current can be separated in each phase, and the device stress can be reduced. The current ripple is also reduced, particularly on the battery side which might improve the battery lifetime. The proposed method makes it possible to increase the switching frequency and reduce filter size requirements that can give benefits through smaller volume, lower cost, and higher safety. Moreover, high efficiency can be achieved with a proper design. The proposed design is generic and is also applicable for other applications. Finally, a novel ZVS/ZCS soft switch topology for DCM operation is proposed and simulated to show its operability and improved performance with respect to issues such as switching losses and voltage overshoot.
